TI-34137 8/18/03

## ABSTRACT

The invention describes a modification of FIFO hardware 1 to allow improved use of FIFOs for burst reading from or 2 writing to a processor direct memory access unit via either an 3 4 expansion bus or an external memory interface using FIFO flag initiated bursts. The hardware and FIFO signal modifications 5 make the FIFO-DMA interface immune to deadlock conditions and generation of spurious interrupt events in the process of 7 initiating burst transfers. The FIFO function is modified to 8 synchronize the frame transfer on the digital signal processor 9 even if the digital signal processor lacks this functionality. 10 By delaying the programmable flag assertions within the FIFO 11 until after the current burst is complete the DSP-FIFO 12 interface may be made immune to deadlock conditions and 13 generation of spurious events. 14